prikaz prve stranice dokumenta Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju
No public access
master's thesis
Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju

Vilić Belina, Bruno
University of Zagreb
Faculty of Electrical Engineering and Computing

Cite this document

Vilić Belina, B. (2021). Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:883764

Vilić Belina, Bruno. "Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2021. https://urn.nsk.hr/urn:nbn:hr:168:883764

Vilić Belina, Bruno. "Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2021. https://urn.nsk.hr/urn:nbn:hr:168:883764

Vilić Belina, B. (2021). 'Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 01 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:883764

Vilić Belina B. Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2021 [cited 2024 December 01] Available at: https://urn.nsk.hr/urn:nbn:hr:168:883764

B. Vilić Belina, "Implementacija algoritma modelskog prediktivnog upravljanja u FPGA sklopovlju", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2021. Available at: https://urn.nsk.hr/urn:nbn:hr:168:883764

Please login to the repository to save this object to your list.