prikaz prve stranice dokumenta Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu
No public access
undergraduate thesis
Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu

Šaponja, Milenko
University of Zagreb
Faculty of Electrical Engineering and Computing

Cite this document

Šaponja, M. (2014). Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:262279

Šaponja, Milenko. "Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2014. https://urn.nsk.hr/urn:nbn:hr:168:262279

Šaponja, Milenko. "Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2014. https://urn.nsk.hr/urn:nbn:hr:168:262279

Šaponja, M. (2014). 'Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 25 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:262279

Šaponja M. Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2014 [cited 2024 December 25] Available at: https://urn.nsk.hr/urn:nbn:hr:168:262279

M. Šaponja, "Implementacija relejnog postupka projektiranja PID regulatora na Arduino/Pcduino ugradbenom računalnom sustavu", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2014. Available at: https://urn.nsk.hr/urn:nbn:hr:168:262279

Please login to the repository to save this object to your list.