prikaz prve stranice dokumenta Implementacija neuronske mreže na FPGA sklopovima
No public access
undergraduate thesis
Implementacija neuronske mreže na FPGA sklopovima

Rešetar, Jurica
University of Zagreb
Faculty of Electrical Engineering and Computing

Cite this document

Rešetar, J. (2016). Implementacija neuronske mreže na FPGA sklopovima (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:914259

Rešetar, Jurica. "Implementacija neuronske mreže na FPGA sklopovima." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:914259

Rešetar, Jurica. "Implementacija neuronske mreže na FPGA sklopovima." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:914259

Rešetar, J. (2016). 'Implementacija neuronske mreže na FPGA sklopovima', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 07 April 2025, https://urn.nsk.hr/urn:nbn:hr:168:914259

Rešetar J. Implementacija neuronske mreže na FPGA sklopovima [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2016 [cited 2025 April 07] Available at: https://urn.nsk.hr/urn:nbn:hr:168:914259

J. Rešetar, "Implementacija neuronske mreže na FPGA sklopovima", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2016. Available at: https://urn.nsk.hr/urn:nbn:hr:168:914259

Please login to the repository to save this object to your list.
accessibility

closeAccessibilityrefresh

If you wish to permanently save changes, click on Save, if not - your settings will be reset when you restart the browser.